

APPLICATION FOR UNITED STATES LETTERS PATENT

INVENTORS: Jin Woo LEE

TITLE: WARM STANDBY DUPLEXING DEVICE AND METHOD FOR
OPERATING THE SAME

ATTORNEYS: FLESHNER & KIM, LLP
& P. O. Box 221200
ADDRESS: Chantilly, VA 20153-1200

DOCKET NO.: HI-40

WARM STANDBY DUPLEXING DEVICE AND METHOD FOR OPERATING THE SAME

BACKGROUND OF THE INVENTION

1. Field of the Invention

[1] The present invention relates to a system having a duplexing main processor, and more particularly, to a warm standby duplexing device that prevents basic functions of the main processor from being interrupted in a system using a power PC (hereinafter, referred to as PPC) bus and a method for operating the same.

2. Background of the Related Art

[2] Duplexing a system is needed to enhance the reliability of the system. A duplex system has one or more systems that are the same as a main system and are connected to the main system. Based upon an appropriate control method, each system has either an active status or a standby status. The function and performance of the duplex system can be maintained by one of the active or standby systems without a disruption, even if a malfunction in one of the systems.

[3] Where the duplexing system can't provide further service by mounting/demounting the module or by resetting its operation while the main system is operating, it delivers all of the operational rights the main system has to the standby system when the main system fails. As a result, even though trouble occurs in the main system, the duplexing system can provide a communication service, without disruption.

[4] Duplexing technology may be classified in accordance with the volume, driving status and shape of the standby system and the maintenance items of the system. Regarding the driving status of the standby system, duplexing technology is divided into cold, warm and hot standby duplexing. Also, the driving status varies in accordance with the hardware and software configuration of the system. Generally though, the designation of warm and hot standby duplexing is based on the driving status at the time power is applied to the duplex device.

[5] Warm standby duplexing is one of passive duplexing. A warm standby system may develop some trouble in the same manner as the main system, while it is non-active. In standby mode, it may be configured to receive an input but not transmit an output, until a malfunction occurs in the active system. Alternatively, it may carry out an intermediate process for the input received. Since the standby system is operative while the active system is being operative, warm standby duplexing technology makes it possible to carry out multiple processes using a time difference for the loads and to achieve flexible operation of the system.

[6] Warm standby duplexing technology uses a concurrent write manner, under the control of the active system module. Only the active module operates a program. The standby module does not carry out any software operation. Moreover, only the duplexing-related data is continuously updated in the standby memory by the active module. If the active module has an abnormal status, the standby module senses it and reads initialization data from memory (e.g., ROM). For example, where power is first applied and the standby module carries out an initial operation. Since the duplexing-related data is updated by the active module, there is no need for an additional operation by the standby module to update the data.

[11] The active mode processor is comprised of a central processing unit 11, a duplexing controller 12, an address FIFO 13, an address buffer 14, a data buffer 15, a data FIFO 16, a memory controller 17 and a memory 18. The standby mode processor is comprised of a central processing unit 21, a bus arbiter 22, an address buffer 23, a data buffer 24, a memory controller 25 and a memory 26.

[12] When the central processing unit 11 writes data to the memory 18 and the data is to be duplexed, the duplexing controller 12 stores the address in the address FIFO 13 and the data in data FIFO 16. When the central processing unit 11 reads or writes the data from and to the memory 26 of the standby mode processor or if the address FIFO 13 and the data FIFO 16 are not empty, the duplexing controller 12 requests that the bus arbiter 22 send a bus grant signal. If the bus grant signal is sent, memory 26 of the standby mode processor is read or written via a duplexing channel.

[13] The address FIFO 13 temporarily stores the address of data to be duplexed irrespectively of whether the duplexing controller 12 occupies the processor bus of the standby mode processor to carry out the duplexing process. Similarly, the data FIFO 16 temporarily stores the data to be duplexed irrespectively of whether the duplexing controller 12 occupies the processor bus of the standby mode processor to carry out the duplexing process. Address buffer 14 and data buffer 15 provide the passages to the memory 26 of the standby mode processor at the time the central processing unit 11 reads or writes the data.

[14] The standby mode processor includes the central processing unit 21, the memory controller 25 and the memory 26 as does the active mode processor. It has the bus arbiter 22

for arbitrating the use of the bus between the central processing unit 21 and the duplexing controller 12, at the time of the duplexing. Additionally, it has the data buffer 24 and the address buffer 23 providing the passages for the data and the address to be duplexed.

[15] If the central processing unit 11 of the active mode processor reads data from memory 26 of the standby mode processor, the duplexing controller 12 requests permission from the arbiter 22 to use the bus. If the arbiter 22 responds to the duplex controller 12 with a bus grant, the duplexing controller 12 and the bus arbiter 22, respectively, control address buffers 14 and 23 to provide the passage for the address. Memory controller 25 of the standby mode processor retrieves the addressed data from memory 26 and loads it on the processor bus. The data is sent to the central processing unit 11 via the passage provided by data buffers 24 and 15, which are controlled by the bus arbiter 22 and the duplexing controller 12.

[16] If the central processing unit 11 of the active mode processor writes data to memory 26 of the standby mode processor, the duplexing controller 12 requests the bus arbiter 22 to send a bus grant signal. If the bus grant signal is sent, duplexing controller 12 and bus arbiter 22, respectively, control the address buffers 14 and 23 and data buffers 15 and 24, thereby providing the passages for the address and data. After that, the memory controller 25 of the standby mode processor writes the data sent through the corresponding passages to memory 26.

[17] If the central processing unit 11 of the active mode processor simultaneously writes to both memory 18 and memory 26, the duplexing controller 12 temporarily stores the address and data to the address FIFO 13 and the data FIFO 16. Also, the duplexing controller

12 always monitors the status information of the address FIFO 13 and the data FIFO 16. If the corresponding FIFOs are not empty, the duplexing controller 12 requests the bus arbiter 22 of the standby mode processor to send a bus grant signal. If the bus grant signal is sent, the duplexing controller 12 sends the address and data of the corresponding FIFOs to the standby mode processor side via the duplexing channel. Bus arbiter 22 controls address buffer 23 and data buffer 24 to provide a passage for the address and data. Memory controller 25 of the standby mode processor writes the data sent through the passage to memory 26.

[18] For the above-mentioned exchange, the duplexing channel, between the active mode processor and the standby mode processor, is merely separated from the processor bus in the central processing unit side by the address and data buffers of the standby mode processor. The duplexing channel can be operated only when the duplexing channel has the same clock speed as the processor bus. Where a high performance central processing unit requires a high speed bus, the clock speed of the duplexing channel may fail to match the clock speed. Thereby making it impossible to operate the duplexing channel with a high performance central processing unit.

[19] For example, in executing an operation to copy data stored in memory 26 of the standby mode processor to memory 18 of the active mode processor, writing data to the DRAM in the active mode processor is completed after the reading from the DRAM in the standby mode processor is finished. Additionally, the data write operation is delayed by the time delays of each buffer and by the time delay of the buffer controller, thereby prolonging the standby

time in the active mode processor. The active mode processor experiences decreased processing performance due to the standby time.

SUMMARY OF THE INVENTION

[20] An object of the present invention is to provide a warm standby duplexing device and method for operating it and that prevents basic functions of a module from being interrupted even under abnormal conditions in a system using a PPC bus.

[21] To achieve this object and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, there is provided a warm standby duplexing device including: an active module having a central processing unit for carrying out control and data processes; an arbiter for arbitrating the use of a bus; a memory controller for controlling access to a memory; a D-channel controller providing a First-In First-Out (FIFO) type of memory on a duplexing path; a C-channel controller used for exchanging the status and control information of duplexing modules; a standby module having a central processing unit for carrying out control and data processes; an arbiter for arbitrating the use of a bus; a memory controller for controlling the access to a memory; a D-channel controller providing a FIFO memory for accessing the data from the D-channel controller of the active module; a C-channel controller used for exchanging the status and control information of the duplexing modules; a C-channel for exchanging the status and control information between the C-channel controllers of the duplexing modules; and a D-channel for supporting access to the memory of a pair-side module by the D-channel controllers of the duplexing modules.

[24] The objects of the present invention can be achieved in whole or in part by a method of implementing a duplexing device that has a first device and a second device, wherein the method includes: (1) reading a first status of the first device and a second status of the second device; (2) setting one of the first and second devices to the active mode and the other of the respective devices to the standby mode based on the first and second status. Both the first status and the second status are identified by a self-side normal signal and a pair-side active signal.

[25] Additional advantages, objects, and features of the invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from practice of the invention. The objects and advantages of the invention may be realized and attained as particularly pointed out in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

[26] The invention will be described in detail with reference to the following drawings in which like reference numerals refer to like elements wherein:

[27] FIG.1 illustrates the configuration of the duplexing processors in a related art exchange;

[28] FIG.2 illustrates a logic configuration of a warm standby duplexing device according to a preferred embodiment of the present invention;

[29] FIG.3A illustrates the operation of the C-channel of FIG. 2 according to a

preferred embodiment of the present invention;

[30] FIG.3B illustrates a truth table for the C-channel of FIG. 3A;

[31] FIG. 4 illustrates a flowchart of the duplexing control signals, according to a preferred embodiment of the present invention;

[32] FIG. 5 illustrates a flowchart of a read operation by the D-channel of FIG. 2 at the time of duplexing, according to a preferred embodiment of the present invention; and

[33] FIG. 6 illustrates a flowchart of a write operation performed by the D-channel of FIG. 2 at the time of duplexing, according to a preferred embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[34] Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

[35] Referring now to FIG. 2, the duplexing logic configuration is formed by the active module 110 and the standby module 120. Interconnecting the duplexing logic configuration, are the D-channel controllers 115 and 125, the C-channel controllers 116 and 126 and the C-channel 131 and the D-channel 132 between the C-channel and D-channel controllers.

[36] Active module 110 is comprised of a communication processing unit 111, a central processing unit 112, an arbiter 113, a memory controller 114, the D-channel controller 115, the C-channel controller 116 and memory 117. Communication processing unit 111 carries out the communication processing with outside devices, central processing unit 112 carries out

all kinds of control and data processes in the interior of the module, arbiter 113 arbitrates the use of the memory, controller 114 controls access to the memory 117, D-channel controller 115 controls the reading and writing operations to the pair-side memory via the D-channel 132, and C-channel controller 116 checks the self-side status and the pair-side status via the C-channel 131.

[37] The central processing unit 112, the communication processing unit 111 and the D-channel controller 115 have a master and slave relationship during a bus operation. That is, if one of them is a bus master (which occupies the bus and carries out the bus operation), the other two are bus slaves. Arbiter 113 determines which of the central processing unit 112, the communication processing unit 111 and the D-channel controller 115 is the bus master during a bus operation cycle.

[38] For example, in the state where the central processing unit 112 occupies the bus as the bus master, if the communication processing unit 111 needs to use the bus, the communication processing unit 111 transmits a bus request signal to the arbiter 113. When the central processing unit 112 completes its use of the bus, the arbiter 113 transmits a bus grant signal to the communication processing unit 111. Thereafter, the communication processing unit 111 develops a transfer start signal TS* and sends an address and data. Also, it outputs the address bus busy and data bus busy signals indicating that the two busses are occupied.

[39] Similarly, the standby module 120 is comprised of the communication processing unit 121, the central processing unit 122, the arbiter 123, the memory controller 124, the D-channel controller 125, the C-channel controller 126 and the memory 127. The D-channel 132

is used to maintain data consistency between the duplexing modules 110 and 120. D-channel controller 115 provides a FIFO memory used as a message queue on a duplexing path, where the active module 110 accesses a specific area of the memory 127 of the standby module 120 through a 64-bit parallel data bus of the D-channel 132. The C-channel controller 116 is used to exchange the status and control information of the duplexing modules via the C-channel 131.

[40] Referring now to FIGS. 2, 3A, and 3B, an explanation of the operation state of the C-channel controllers 116 and 126 will be described. The signals related to the C-channel 131 are a self-side active signal SACT*, a self-side normal signal SNOR*, a pair-side active signal PACT* and a pair-side normal signal PNOR*. These signals cross to be connected with each other and depending upon the side asserted, each of the C-channel controllers 116 and 126 recognizes the self-side signal status SACT* and SNOR* and the pair-side signal status PACT* and PNOR*, thereby determining whether it is in an active or standby mode.

[41] As shown in FIG. 3A, if power is supplied or a reset occurs, each module checks the pair-side status (at step 301). If the pair-side status is standby mode, the module 110, 120 checks the self-side status (at step 302). If the self-side status is normal, the module asserts the self-side active signal SACT* at a low state, thereby setting the self-side status to active mode (at step 303). However, if the pair-side status determined in step 301 is the active mode or if the self-side status determined in step 302 is abnormal, the module 110, 120 asserts the self-side active signal SACT* at a high state, thereby setting the self-side status to standby mode (at step 304).

[42] Therefore, the module 110, 120, that first achieves the normal status asserts the

self-side normal signal SNOR* at the low state. Then, the pair-side active signal PACT* and the pair-side normal signal PNOR*, of the pair-side module, transition to the high state. Also, the module 110, 120 that first achieves the normal status sets its self-side status to active mode, thereby outputting the self-side active signal SACT* at the low state.

[43] Even though the standby module 120 transitions to the normal mode and asserts the self-side normal signal SNOR* at the low state, the pair-side normal signal PNOR* and the pair-side active signal PACT* of the pair-side module 110 have been asserted at the low state and are in the active status. As a result, the standby module 120 sets the self-side status to the standby mode and keeps the self-side active signal SACT* at the high state.

[44] Each of the C-channel controllers 116 and 126 checks the pair-side active signal PACT*, via the C-channel 131, and if the pair-side active signal PACT* is at the low state, the self-side active signal SACT* of each controller transitions to the high state. Thereby, the self-side module is in the standby state and the pair-side module is in the active state. When the pair-side module is in the standby state, each module 110, 120 checks the self-side normal signal SNOR*. If the SNOR* signal is in the low state, each module asserts the self-side active signal SACT* at the low state, thereby transitioning to the active mode. And, if the pair-side module is in the active mode or the self-side module is in the abnormal state, the self-side active signal transitions to the high state, such that the self-side module is in the standby mode.

[45] Referring to FIG. 3B, each module asserts the self-side active signal SACT* by itself, thereby indicating whether it is in the active or standby mode. If the self-side active signal is at the high state, then the self-side module is in the standby state. Contrarily, if the self-side

active signal is at the low state, the self-side module is in the active state.

[46] Each module asserts the self-side normal signal SNOR* by itself, thereby indicating whether it is in the normal or abnormal state. If the self-side normal signal is at the high state, then the self-side module is in the abnormal state. Contrarily, if the self-side active signal is at the low state, then the self-side module is in the normal state.

[47] Each module 110, 120 asserts the pair-side active signal PACT* by the pair side, thereby indicating whether the pair-side module is in the active or standby state. If the pair-side active signal is at the high state, the pair-side module is in the standby state. Contrarily, if the pair-side active signal is at the low state, the pair-side module is in the active state.

[48] Each module asserts the pair-side normal signal PNOR* by the pair side, thereby indicating whether the pair-side module is in the normal or abnormal state. If the pair-side normal signal is at the high state, the pair-side module is in the abnormal state. Contrarily, if the pair-side normal signal is at the low state, the pair-side module is in the normal state.

[49] Each of the signals SACT*, SNOR*, PACT* and PNOR* related to the C-channel 131 is provided with a pull-up resistor (which is not shown in the drawing). If a signal at a 'high' state is sent to one side, a signal at a 'low' state is sent to the other side. Therefore, the self-side signal status is determined upon the negotiation result with the pair side.

[50] FIG. 4 illustrates a flowchart of the duplexing control signals. Referring to FIGS. 2 and 4, the operation of the control signals in the duplexing processors will be described. At a first step, the active module 110 compares the status of the pair-side module with the self-side status through the C-channel 131. Additionally, the active module 110 checks whether an access

is made to the memory of the pair side. In other words, the C-channel controller 116 of the active module 110 reads the status of the pair-side module, obtained through the C-channel 131, and compares the pair-side status with the self-side status, thereby determining whether the active module 110 is in the active state or in the standby state. That is, the active module 110 determines the self-side status based in part on the pair-side status of the standby module 120.

[51] At a second step, the active module 110 accesses the self-side memory 117 and the pair-side memory 127 simultaneously. Writing is executed on both the self-side memory 117 and the pair-side memory 127, at the same time. In other words, while the active module 110 is writing to the self-side memory 117 it determines the direction of the data bus of the D-channel 132, such that it writes the same information to self-side memory 117 and memory 127 of the standby module 120. Therefore, the active module, which is operating normally, writes to the self-side memory 117 and at the same time, writes the same information written to memory 117 to memory 127 of the standby module 120. As a result, data moves from the active module 110 to the standby module 120. Also, the write operation in the standby module is executed at the time the active module executes the write operation.

[52] When the read operation is executed, the active module divides the read operation into two parts: (1) reading from the self-side memory and (2) reading from the pair-side memory. The read operation is distinguished by an address. The address region is divided into two regions. The first region is a common one and the second region is used only for reading from the pair-side memory. Therefore, the active module 110 generally operates on the common region. The active module 110 only uses the second region when a read operation will be

executed on the pair-side memory alone.

[53] The D-channel controller 115 of the active module 110 recognizes the read operation addressed to the second region by its address and a transfer type signal TT* and converts the second region address into the address used on the common region. D-channel controller 115 writes the converted address to the memory (FIFO) of the D-channel controller 125 of the standby module 120. In this case, the transfer type signal TT* indicates whether the corresponding operation is the read or write operation. For example, if a signal TT[0:4] is “11100”, “01010”, “01110”, “11010”, “11110”, or “01011”, it means the read operation. If the signal is “10100”, “00010”, “00110” or “10010”, it means the write operation.

[54] The signals related to the D-channel 132 are a 5-bit[0:4] D-channel transfer type signal DTT, a 3-bit[0:2] D-channel transfer size signal DTSIZ, a 32-bit[0:31] D-channel address DA, a 64-bit[0:63] D-channel data signal DD, a D-channel acknowledge signal DACK* and a D-channel error signal DERR. The transfer type signal DTT[0:4], the transfer size signal DTSIZ[0:2], the address signal DA[0:31] and the data signal DD[0:63] are directly written to the memory (FIFO) of the D-channel controller 125 of the standby module 120. The transfer type signal DTT[0:4], the transfer size signal DTSIZ[0:2] and the address signal DA[0:31] are directly transmitted through the standby module's address busses TT[0:4], TSIZ[0:2] and A[0:31], respectively, when the D-channel controller 125 of the standby module 120 executes an address bus operation, thereby reading the data corresponding to the address. The data signal DD is directly transmitted through the standby module's 120 data bus D[0:63], when the D-channel controller 125 of the standby module 120 executes a data bus operation.

[55] If the operation in the D-channel controller 115 is executed normally, the D-channel controller 125 of the standby module 120 sends the D-channel acknowledge signal DACK*. If the operation in the D-channel controller 115 is executed abnormally, the D-channel controller 125 of the standby module 120 sends the error signal DERR*, causing the D-channel interrupt signal DINT* to be sent to the active module 110.

[56] When the active module 110 executes the memory read operation using a common region address, the memory controller 114 only reads either the contents of memory 117 or pair-side memory 127. When the active module 110 executes the memory write operation, it writes the same data to memory 117 and the pair-side memory 127, at the same time, through the address bus A[0:31] and the data bus D[0:61].

[57] Referring now to FIG. 5, which shows the read operation of the pair-side memory. If the read operation is executed by the central processing unit 112 acting in concert with the arbiter 113 and memory controller 114 of the active module (at step 501), then the D-channel controller 115 writes the address transfer type signal TT* and the transfer size signal TSIZ* to the FIFO of the D-channel controller 125 (at step 502). Afterwards, the pair-side D-channel controller 125 sends a bus request signal BR* to the arbiter 123 (at step 503). If a bus grant signal BG* signal is generated by the arbiter 123 (at step 504), the D-channel controller 125 sends a transfer start signal TS* to the memory controller 124 (at step 505).

[58] If a transfer start error acknowledge TEA* signal is generated by the memory controller 124 due to an abnormal completion (at step 506), the D-channel controller 125 recognizes the signal TEA* and outputs it to the D-channel controller 115 of the active module

110 (at step 507). Upon receiving the TEA* signal, and the D-channel controller 115 of the active module 110 generates the D-channel interrupt signal DINT* (at step 508).

[59] If the D-channel interrupt signal DINT* has been generated (at step 508), the central processing unit 112, the arbiter 113 and the memory controller 114 of the active module 110 generate the memory read signal, again, and output it (at step 509) to the D-channel controller 115. Then, the D-channel controller 115 writes the address and TT and TSIZ signals to the FIFO of the D-channel controller 125 (at step 510) and the D-channel controller 125 generates the bus request signal BR* to the arbiter 123 (at step 511). If an empty flag signal EF* of the FIFO memory of D-channel controller 125 is asserted to the high state, and the bus grant signal BG* is generated (at step 512), the D-channel controller 125 starts the transfer operation (at steps 513 and 514). When the transfer operation is completed normally, the data transferred from the memory of the standby module is read by the memory controller 114 of the active module 110, via the D-channel 132 (at step 515). Thereafter, if the read operation from the pair-side memory is completed, each of the D-channel controllers 115 and 125 generates a transfer acknowledge signal (at step 515 and 516).

[60] Referring now to FIG. 6, the write operation to the pair-side memory will be described. If a memory write operation is carried out by means of the central processing unit 112, the arbiter 113, and the memory controller 114 of the active module 110 (at step 601), the D-channel controller 115 writes the address, data and the TT and TSIZ signals to the FIFO of the D-channel controller 125 of the standby module 120 (at step 602). The D-channel controller 125 of the standby module 120 generates the bus request signal BR* to the arbiter 123. If the

empty flag signal EF* of the memory is outputted to the high state and if the bus grant signal BG* is generated by the arbiter 123, D-channel controller 125 outputs the transfer start signal TS* (at steps 603 to 605).

[61] If the transfer error acknowledge TEA* signal is inputted to the D-channel controller 125 (at step 606), the D-channel controller 125 generates the D-channel error signal DERR* and outputs it to the D-channel controller 115 of the active module 110 (at step 607). The D-channel controller 125 recognizes the TEA* signal and sends the D-channel interrupt signal DINT* to the internal memory controller 114 (at step 608).

[62] If the D-channel interrupt signal DINT* has been generated by the pair side, at the time of the concurrent write operation, the central processing unit 112, the arbiter 113 and the memory controller 114 of the active module 110 output the memory write signal to the D-channel controller 115 (at step 609), again. Next, the D-channel controller 115 writes the signals DA, DD, TT and TSIZ to the FIFO of the D-channel controller 125 (at step 610). The D-channel controller 125 of the standby module 120 generates the bus request signal BR* and sends it to the arbiter 123. If the bus grant signal BG* is generated, D-channel controller 125 starts the transfer operation (at steps 611 to 613). If a receiving check signal is inputted (at step 614), the D-channel controller 125 outputs the receiving check signal to the D-channel controller 115 of the active module 110 (at step 615).

[63] In a case where an abnormal situation occurs in the active module 110, the standby module 120 is switched to act as the active module by changing its status to active mode. When the standby module 120 becomes the active status module, the active module 110 is

